Signal Processing on the MIPS 74K
By BDTI
February 25, 2008 -- dspdesignline.com

In 2007 MIPS announced a new high-performance core, the 74K. The 74K is a dual-issue superscalar core that supports MIPS' next generation of DSP-oriented instruction set extensions, called DSP ASE Rev 2. (DSP ASE Rev 1 is used in the 74K's predecessor, the 24KE core, and in MIPS's multi-threaded 34K core.) The 74K core targets demanding multimedia and networking applications, such as WiMAX, DVD players, and VoIP. According to MIPS, the 74K core is fully synthesizable and operates at up to 1.11 GHz in a 65 nm process.
BDTI recently completed an evaluation of the 74K's signal processing features and suitability for its target applications. In this article, we'll share some highlights of our analysis.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related Articles
- A RISC-V ISA Extension For Ultra-Low Power IoT Wireless Signal Processing
- Where Innovation Is Happening in Geolocation. Part 1: Signal Processing
- Selecting the right hardware configuration for the signal processing platform
- Digital Signal Processing (DSP) Verification
- Using parallel FFT for multi-gigahertz FPGA signal processing
New Articles
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- System level on-chip monitoring and analytics with Tessent Embedded Analytics
- What tamper detection IP brings to SoC designs
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
Most Popular
- System Verilog Assertions Simplified
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Optimizing Analog Layouts: Techniques for Effective Layout Matching
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)