English
TI's MSP430 vs. ST Microelectronics' ARM Cortex-based processor for battery-powered apps
By Ed Hopkins
(02/26/08, 01:23:00 AM EST) -- Embedded.com
I recently conducted a tradeoff study (see Table 1) on several 16 and 32-bit low-power microprocessors for a handheld device in the biotech industry. There are four key areas of concern: power/current consumption, physical package size, cost, and compiler/firmware support. Texas Instrument's low-power 16-bit MSP430 family has traditionally been a first choice for this sort of application. The Renesas family of 16-bit micros is competitive with the MSP430 in pricing but does not beat the MSP in power consumption. However, the new ARM Cortex offering from ST Microelectronics, is the first chip on the market giving TI a serious run for its MSP money.
(02/26/08, 01:23:00 AM EST) -- Embedded.com
I recently conducted a tradeoff study (see Table 1) on several 16 and 32-bit low-power microprocessors for a handheld device in the biotech industry. There are four key areas of concern: power/current consumption, physical package size, cost, and compiler/firmware support. Texas Instrument's low-power 16-bit MSP430 family has traditionally been a first choice for this sort of application. The Renesas family of 16-bit micros is competitive with the MSP430 in pricing but does not beat the MSP in power consumption. However, the new ARM Cortex offering from ST Microelectronics, is the first chip on the market giving TI a serious run for its MSP money.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Is Intel within ARM's reach? Pedestrian Detection shows the way
- A developer's insight into ARM Cortex M debugging
- Implementing a processor-independent, battery-powered wireless mesh network
- ARM Cortex-R4, A mid-range processor for deeply-embedded applications
- Maven Silicon's RISC-V Processor IP Verification Flow
New Articles
- How NoC architecture solves MCU design challenges
- Automating Hardware-Software Consistency in Complex SoCs
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- System level on-chip monitoring and analytics with Tessent Embedded Analytics
Most Popular
- System Verilog Assertions Simplified
- Synthesis Methodology & Netlist Qualification
- Design Rule Checks (DRC) - A Practical View for 28nm Technology
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- UPF Constraint coding for SoC - A Case Study