English
5V Library for Generic I/O and ESD Applications TSMC 12NM FFC/FFC+
Identify your real IP
By Richard Nass, Embedded.com
(02/29/08, 04:26:00 PM EST)
You can't guard your intellectual property if you don't know what it is.
In a meeting with TI executives, theme recurring theme was "guard your IP, assuming you know what your IP is." The question that came up more than once was, "what exactly is your IP." The strongest opinions came from TI Principal Fellow Gene Franz and Chief DSP Architect Ray Simar.
One strong argument is that your IP is the logic that you put down into silicon that makes a system operate at levels that best the competition. But a very compelling argument can be made for the IP that's in the minds of your design team. The real answer is likely that it's both, and both need to be guarded very closely, but we know that the "guarding" method for each is quite different.
(02/29/08, 04:26:00 PM EST)
You can't guard your intellectual property if you don't know what it is.
In a meeting with TI executives, theme recurring theme was "guard your IP, assuming you know what your IP is." The question that came up more than once was, "what exactly is your IP." The strongest opinions came from TI Principal Fellow Gene Franz and Chief DSP Architect Ray Simar.
One strong argument is that your IP is the logic that you put down into silicon that makes a system operate at levels that best the competition. But a very compelling argument can be made for the IP that's in the minds of your design team. The real answer is likely that it's both, and both need to be guarded very closely, but we know that the "guarding" method for each is quite different.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Three Major Inflection Points for Sourcing Bluetooth Intellectual Property
- Design Rights Management of Intellectual Property (IP) Cores in SoPC designs
- Silicon Intellectual Property - Delivering value to customers
- Intellectual property security: A challenge for embedded systems developers
- Ensuring Successful Third Party Intellectual Property (IP) Integration
New Articles
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- System level on-chip monitoring and analytics with Tessent Embedded Analytics
- What tamper detection IP brings to SoC designs
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
Most Popular
- System Verilog Assertions Simplified
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Optimizing Analog Layouts: Techniques for Effective Layout Matching
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)