Virtual prototyping boosts model-driven Design for Six Sigma methodology: Part 1 of 3 - The challenges and tools
April 09, 2008 -- automotivedesignline.com
To compete in today's rapidly changing business world, companies must be able to go to production with innovative designs. And they must be able to quickly attain high-yield, cost-contained, robust results to achieve high-quality, profitable products.
The latest automotive electronics features open up an array of opportunities for product and brand differentiation, but they also present unprecedented challenges for an industry faced with high volume production. When the development process encompasses hardware and software, analog and digital signals, sensors and actuators, or even a mix of disciplines, such as electrical, mechanical, or hydraulic, it can be extremely difficult to manage efficiently.
Model-driven Design for Six Sigma (DFSS) combines DFSS or Lean DFSS technology with a model-driven development process that builds on the strengths of each.
- In a DFSS process, Six Sigma principles are applied during the product development process to eliminate potential quality problems before the product goes to volume manufacturing.
- A model-driven development approach provides a framework for dealing with—and communicating about—complex development processes.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- Virtual prototyping boosts model-driven Design for Six Sigma methodology: Part 3 of 3 - Design example: Electronic throttle control
- Dealing with automotive software complexity with virtual prototyping - Part 3: Embedded software testing
- Dealing with automotive software complexity with virtual prototyping - Part 1: Virtual HIL development basics
- How to make virtual prototyping better than designing with hardware: Part 1
- How to make virtual prototyping better than designing with hardware: Part 1
New Articles
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
- Timing Optimization Technique Using Useful Skew in 5nm Technology Node
- Streamlining SoC Design with IDS-Integrate™
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- UPF Constraint coding for SoC - A Case Study
- I2C Interface Timing Specifications and Constraints