English
Achieving cache coherence in a MIPS32 multicore design
Embedded.com (08/17/08, 12:00:00 PM EDT)
Historically, memory coherence in multiprocessor systems was often achieved through bus "snooping," where each core was connected to a common multitier bus and was able to snoop on memory-access traffic of processor peers to regulate the coherence status of individual cache lines. For that, each core maintained the coherence status of L1 cache lines locally and posted status changes to peers via the common bus.
The increasing size and complexity of the system-on-a-chip (SoC) led to restructuring of the multitier-bus philosophy in favor of localized point-to-point connections with centralized traffic routing. This configuration enabled speed and power improvements on now localized bus segments due to reduced load and segment length. Also, bus-contention problems eased, and throughput increased for the localized data exchange. In response to this trend in system architecture, the Open Core Protocol (OCP) standard emerged to consolidate this design philosophy. Further, emergence of IP-provider business models catalyzed the standardization of IP interconnect and design methods to facilitate design reuse centered on an open standard.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Co-Designed Cache Coherency Architecture for Embedded Multicore Systems
- Achieving first day multicore SoC software success
- Using OCP and Coherence Extensions to Support System-Level Cache Coherence
- Using scheduled cache modeling to reduce memory latencies in multicore DSP designs
- Leveraging OCP for Cache Coherent Traffic Within an Embedded Multi-core Cluster