An application modeling & hardware description for network-on-chip benchmarking
dspdesignline.com (January 14, 2009)
Measuring and comparing performance, cost, and other features of advanced communication architectures for complex multicore/multiprocessor systems on chip is a significant challenge which has hardly been addressed so far.
The NoC Benchmarking Workgroup of OCP-IP presents a modeling concept for applications running on multicore systems and defines an XML format for documenting and distributing network-on-chip benchmarks.
It defines a black-box view of the processing elements that discloses only the computational aspects that are relevant in interacting with the on chip data transport mechanism. The purpose is to lay the groundwork for a standardized NoC benchmark set.
No optimal NoC exists in general case and a brute-force search is impossible due to vast design space. Benchmarking, however, allows identifying the most promising solutions which are then selected for detailed and more time consuming analysis.
This reduces the design time notably once the major characteristics and requirements of the system are known. Furthermore, common point of reference is required for detailed comparison of approaches. Hence, NoC benchmarking aims to answer two basic questions:
1) NoC developer: What gain does my novel feature bring? .
2) System integrator: Which NoC should I choose? How should I configure it?
The model and the corresponding XML description are divided into four main sections:
1) Application defines the workload in terms of computation and communication.
2) Mapping binds the application tasks to the resources.
3) Platform defines the resources and the NoC interconnecting them.
4) Measurement section defines how to perform the evaluation, for example metrics and simulation length.
|E-mail This Article||Printer-Friendly Page|
Search Silicon IP
- Application Hardware Modeling: Selective modeling for early prediction of subsystem performances through simulation
- Application Driven Network on Chip Architecture Exploration & Refinement for a Complex SoC
- A Memory Subsystem Model for Evaluating Network-on-Chip Performance
- Creating Virtual Platform using The OCP-IP Modeling kit
- SPIRIT IP-XACT Controlled ESL Design Tool Applied to a Network-on-Chip Platform
- Safeguarding the Arm Ecosystem with PSA Certified PUF-based Crypto Coprocessor
- Mastering Key Technologies to Realize the Dream - M31 IP Integration Services
- Create high-performance SoCs using network-on-chip IP
- IoT Security: Exploring Risks and Countermeasures Across Industries
- How Efinix is Conquering the Hurdle of Hardware Acceleration for Devices at the Edge