English
Programmable logic innovation is overdue
By Jack Ogawa, Cswitch Corp
Programmable Logic DesignLine (01/27/09, 12:11:00 PM EST)
The programmable logic industry has remained stubbornly resistant to change over the past 20 years of its existence. If you follow this industry, you know that the FPGA logic fabric that is implemented in the latest offerings from Altera and Xilinx has not fundamentally changed since its commercial introduction back in the 1980's, exemplifying what Harvard Business School Professor Clayton Christensen described in his book "The Innovator's Dilemma".
In his book, Christensen presents a behavioral model where larger, successful companies have problems in discovering and nurturing "disruptive" product technologies that initially do not look attractive, but eventually prove superior.
Looking at Altera and Xilinx, you can see that their products have evolved largely due to Moore's Law, which is a "sustaining" technology in Christensen's model. In other words, the incumbent vendors have relied on process technology advancement to sustain the marketability of their products over time rather than true architectural innovation.
Now, with programmable logic markets such as carrier Ethernet, data centers, and wireless infrastructure being awakened from their post-bubble slumber by the YouTube generation, the time has come for innovation. Packet-based equipment is moving to the next level of throughput (generically referred to as bandwidth), with increasing touches per packet due to security and quality of service requirements.
Unfortunately, equipment companies who relied on programmable logic to provide the flexibility in their hardware during the heady bubble growth of the late 90's are now finding that the 20-year-old FPGA cannot meet the new challenges, even with the help of Moore's Law. Programmable logic applications are evolving, and today's FPGAs cannot service them.
Programmable Logic DesignLine (01/27/09, 12:11:00 PM EST)
The programmable logic industry has remained stubbornly resistant to change over the past 20 years of its existence. If you follow this industry, you know that the FPGA logic fabric that is implemented in the latest offerings from Altera and Xilinx has not fundamentally changed since its commercial introduction back in the 1980's, exemplifying what Harvard Business School Professor Clayton Christensen described in his book "The Innovator's Dilemma".
In his book, Christensen presents a behavioral model where larger, successful companies have problems in discovering and nurturing "disruptive" product technologies that initially do not look attractive, but eventually prove superior.
Looking at Altera and Xilinx, you can see that their products have evolved largely due to Moore's Law, which is a "sustaining" technology in Christensen's model. In other words, the incumbent vendors have relied on process technology advancement to sustain the marketability of their products over time rather than true architectural innovation.
Now, with programmable logic markets such as carrier Ethernet, data centers, and wireless infrastructure being awakened from their post-bubble slumber by the YouTube generation, the time has come for innovation. Packet-based equipment is moving to the next level of throughput (generically referred to as bandwidth), with increasing touches per packet due to security and quality of service requirements.
Unfortunately, equipment companies who relied on programmable logic to provide the flexibility in their hardware during the heady bubble growth of the late 90's are now finding that the 20-year-old FPGA cannot meet the new challenges, even with the help of Moore's Law. Programmable logic applications are evolving, and today's FPGAs cannot service them.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Programmable Logic Holds the Key to Addressing Device Obsolescence
- Implementing Ultra Low Latency Data Center Services with Programmable Logic
- The growing use of programmable logic in mobile handsets
- Programmable logic, SoC simplify power steering, accessory control
- Using switched capacitors to create programmable analog logic blocks in mixed-signal designs
New Articles
- Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
- How NoC architecture solves MCU design challenges
- Automating Hardware-Software Consistency in Complex SoCs
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- A Guide on Logical Equivalence Checking - Flow, Challenges, and Benefits
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)