English
Viewpoint: Opportunity to win on different design fronts
By Ken Chen, TSMC
powermanagementdesignline.com (June 12, 2009)
Beyond pure process scaling which is necessary to meet today's price, power, and performance goals, chip designers have to grapple with tighter integration and product performance specialities in areas such as integrated power management, image sensing, application-specific data conversion, and enhanced display drivers.
These broader aspects of semiconductor process development may not grab the headlines as often but they are no less important to the long-term success of final products in the market.
When we talk about integration we automatically include computational performance — signal processing and microcontrollers. However the other design fronts I'm also passionate about are the physical interfaces such as sensing, actuating and application-specific drive signals which allow every designer to give an SoC device his competitive edge, his speciality.
powermanagementdesignline.com (June 12, 2009)
Beyond pure process scaling which is necessary to meet today's price, power, and performance goals, chip designers have to grapple with tighter integration and product performance specialities in areas such as integrated power management, image sensing, application-specific data conversion, and enhanced display drivers.
These broader aspects of semiconductor process development may not grab the headlines as often but they are no less important to the long-term success of final products in the market.
When we talk about integration we automatically include computational performance — signal processing and microcontrollers. However the other design fronts I'm also passionate about are the physical interfaces such as sensing, actuating and application-specific drive signals which allow every designer to give an SoC device his competitive edge, his speciality.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Understanding why power management IP is so important
- Calibrate and Configure your Power Management IC with NVM IP
- How NoCs ace power management and functional safety in SoCs
- Analog and Power Management Trends in ASIC and SoC Designs
- Breaking new energy efficiency records with advanced power management platform
New Articles
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- System level on-chip monitoring and analytics with Tessent Embedded Analytics
- What tamper detection IP brings to SoC designs
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
Most Popular
- System Verilog Assertions Simplified
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Design Rule Checks (DRC) - A Practical View for 28nm Technology
- How to Design Secure SoCs: Essential Security Features for Digital Designers