English
Lowest power and lowest area PLLs in the industry. Customizable in weeks!
Virtual multi-cores simplify real-time system design
By Henk Muller, XMOS Limited
Embedded.com (07/27/09, 06:02:00 PM EDT)
It is difficult to implement a combination of multiple real-time tasks on a traditional processor. For this reason an FPGA and hardware design techniques have typically been used instead. At the same time, multi core design methods have become familiar to many through the use of multiple microcontrollers and processors in order to construct real-time systems.
In this article we discuss the key properties of emerging multi-core systems that make them an appealing and elegant platform for complex real-time tasks.
Embedded.com (07/27/09, 06:02:00 PM EDT)
It is difficult to implement a combination of multiple real-time tasks on a traditional processor. For this reason an FPGA and hardware design techniques have typically been used instead. At the same time, multi core design methods have become familiar to many through the use of multiple microcontrollers and processors in order to construct real-time systems.
In this article we discuss the key properties of emerging multi-core systems that make them an appealing and elegant platform for complex real-time tasks.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Virtual prototypes simplify real-time embedded system power modeling
- Anti tamper real time clock (RTC) - make your embedded system secure
- Real-time driver drowsiness tracking system
- Design and Real Time Hardware Implementation of a Generic Fuzzy Logic Controller for a Transport/Diffusion System
- Real-Time Video System Design Based on the NIOS II Processor and µCLinux
New Articles
Most Popular
- Dynamic Memory Allocation and Fragmentation in C and C++
- Why using Single Root I/O Virtualization (SR-IOV) can help improve I/O performance and Reduce Costs
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Why a True Hardware PUF is more Reliable as RoT
- System Verilog Assertions Simplified