TSMC 4nm (N4P) 1.2V/1.8V Basekit Libraries, multiple metalstacks
Picking the right MPSoC-based video architecture: Part 2
By Santanu Dutta, Jens Rennert, Tiehan Lv, Jiang Xu, Shengqi Yang, and Wayne Wolf
Embedded.com (08/18/09, 12:15:00 AM EDT)
For the ever increasing set of media-processing applications, improving the performance of the execution of a single instruction stream often results in only a limited overall gain in the system performance. Intuition and experiments suggest that for these applications, much better performance can be achieved by employing multiple processors that share the burden of controlling the necessary real-time and non-real-time tasks.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related Articles
- Picking the right MPSoC-based video architecture: Part 4
- Picking the right MPSoC-based video architecture: Part 3
- Picking the right MPSoC-based video architecture: Part 1
- Debugging FPGA-based video systems: Part 2
- Providing memory system and compiler support for MPSoc designs: Customization of memory architectures (Part 2)
New Articles
- Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
- How NoC architecture solves MCU design challenges
- Automating Hardware-Software Consistency in Complex SoCs
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers