Enable low power design with FPGAs
By Wendy Lockhart, Principal Engineer Actel Corp.
embedded.com (10/28/09, 12:01:00 PM EDT)
The last decade has seen rapid and permanent change in technology markets towards smaller, more portable systems. Many large systems that once sat on a desktop are now portable, while portable devices that used to fit in a backpack or briefcase must now fit in a shirt pocket. This has brought many additional design demands, most obviously battery life. Time between recharging - once measured in hours " must now stretch for days.
Size and power considerations are now often the top priority in many system designs, but portability and long-lasting power can become conflicting design requirements. Design teams are continually challenged with packing more and more functionality into smaller and smaller packages, and then somehow squeezing enough power into the same package to keep everything running for days, weeks or even months at a time on a single battery charge.
Meeting size and power requirements in portable devices typically requires ASICs. Increased market pressures comprising shortened development cycles and lower cost, however, make the time and expense required for ASIC development a high design risk. Taking time to design and debug an ASIC could lead to missing ever shrinking market windows or drive development costs very high that making a profit is impossible.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Microsemi Hot IP
Related Articles
- Protecting FPGAs from power analysis security vulnerabilities
- Power Supply Design Considerations for Modern FPGAs
- Upfront Analysis of Low Power Specification, Assertions and Testbench to Enable Reuse
- Low-power portable product design with FPGAs
- Using FPGAs to build a compact, low cost, and low power Ethernet-to-Network Processor bridge
New Articles
- The pitfalls of mixing formal and simulation: Where trouble starts
- New Ethernet Adaptation Layer Adds Control Option to MIPI A-PHY Automotive Networks
- Automotive electronics revolution requires faster, smarter interfaces
- An 800 Mpixels/s, ~260 LUTs Implementation of the QOI Lossless Image Compression Algorithm and its Improvement through Hilbert Scanning
- AES 256 algorithm towards Data Security in Edge Computing Environment