Designing Serial ATA IP into your embedded storage device design
By Navraj Nandra, Synopsys
Embedded.com (12/14/09, 05:31:00 PM EST)
Serial ATA (SATA) is a high-speed serial bus interface used to transfer data from motherboards to peripheral storage devices, such as optical disk drives, HDDs and solid state disk drives. The SATA interface is being integrated into SoCs for consumer electronic products and enterprise class storage systems, such as STBs. It is emerging as the mass storage interface of choice.
Today, it is not unusual to see terabytes of storage in the home to facilitate picture, audio and video media storage. According to IDC, the average home storage per gigabyte is predicted to outpace commercial storage by 2015.
Due to this demand, the SATA interface is increasingly becoming available as third party intellectual property (IP) to help speed development time and lower costs. The quality, completeness and interoperability of this IP become the key considerations to the SoC integrator. This article describes the SATA complete IP solution for both host and device applications.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Synopsys, Inc. Hot IP
Related Articles
- Serial ATA and the evolution in data storage technology
- How to cascade external storage with Serial ATA
- FPGAs: Embedded Apps : Designing an FPGA-based network communications device
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Allowing server-class storage in embedded applications
New Articles
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- System level on-chip monitoring and analytics with Tessent Embedded Analytics
- What tamper detection IP brings to SoC designs
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
Most Popular
- System Verilog Assertions Simplified
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Optimizing Analog Layouts: Techniques for Effective Layout Matching
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)