English
MIPI Universal D-PHY IP - 4.5Gbps/lane, MIPI D-PHY v2.5 Compliant
Viewpoint: Need to move beyond the network-on-chip
Ray Brinks, Vice President, Engineering, Sonics, Inc.
EE Times (01/04/2010 2:49 PM EST)
Over the last decade, designers have been content with standard connectivity methodologies to fulfill the needs of their system-on-chip (SoC) designs.
With today's design starts using 65nm design rules or smaller, the number of cores in an SoC can exceed 100. Connecting 50 or 100 cores breeds challenges that SoC design teams did not have to previously face.
The inherent communications between on-chip cores is now taking on more of the comprehensive characteristics of a network rather than simply a bus. These characteristics include standard interface protocols, sockets at the edge of the network to allow cores to maintain a level of independence, and scalability so that the network can grow or shrink as needed. Enter the network-on-chip (NoC).
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- The network-on-chip interconnect is the SoC
- State of RTL based design - is it time to move beyond?
- A Memory Subsystem Model for Evaluating Network-on-Chip Performance
- A Methodology for Performance Analysis of Network-on-Chip Architectures for Video SoC
- SAS--SATA: What You Need to Know for 6 Gb/s and Beyond