English
Power Supply Design Considerations for Modern FPGAs
By Dennis Hudgins, National Semiconductor
powermanagementdesignline.com (January 06, 2010)
Introduction
Today's FPGAs tend to operate at lower voltages and higher currents than their predecessors. Consequently, power supply requirements may be more demanding, requiring special attention to features deemed less important in past generations. Failure to consider the output voltage, sequencing, power on, and soft-start requirements, can result in unreliable power up or potential damage to the FPGA.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- CPU Soft IP for FPGAs Delivers HDL Optimization and Supply Chain Integrity
- Protecting FPGAs from power analysis security vulnerabilities
- Enable low power design with FPGAs
- Clock sources with integrated power supply noise rejection simplify power supply design in FPGA-based systems
- Power considerations in designing with 90 nm FPGAs
New Articles
- Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
- How NoC architecture solves MCU design challenges
- Automating Hardware-Software Consistency in Complex SoCs
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers