English
Power Supply Design Considerations for Modern FPGAs
By Dennis Hudgins, National Semiconductor
powermanagementdesignline.com (January 06, 2010)
Introduction
Today's FPGAs tend to operate at lower voltages and higher currents than their predecessors. Consequently, power supply requirements may be more demanding, requiring special attention to features deemed less important in past generations. Failure to consider the output voltage, sequencing, power on, and soft-start requirements, can result in unreliable power up or potential damage to the FPGA.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- CPU Soft IP for FPGAs Delivers HDL Optimization and Supply Chain Integrity
- How embedded FPGAs fit AI applications
- Considerations Regarding Benchmarking eFPGAs (Embedded FPGAs)
- Asynchronous reset synchronization and distribution - ASICs and FPGAs
- Using FPGAs in Mobile Heterogeneous Computing Architectures
New Articles
Most Popular
- Dynamic Memory Allocation and Fragmentation in C and C++
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified
- Why using Single Root I/O Virtualization (SR-IOV) can help improve I/O performance and Reduce Costs
- A Review Paper on CMOS, SOI and FinFET Technology