English
Using the application modeling and mapping methodology for system-level performance analysis
René van den Berg, Walter Tibboel, Rob Wieringa, & Martin Klompstra - NXP Semiconductors
EETimes (9/26/2010 10:39 PM EDT)
This article describes our experiences using the Application Modeling and Mapping methodology (AMM) based on commercial tooling from Synopsys. This methodology is valuable at the technical and organizational level for investigating the feasibility of new electronic products.
Technically, the methodology reduces the risk by giving architects a clear understanding of the application and features in an early stage of the project. This is related to system performance, hardware and software allocation on available resources, software scheduling scenarios and architecture dimensions and decisions (what-if scenarios).
On the organizational level, the methodology facilitates the early collaboration of system architects, software developers and hardware designers based on an executable specification of the product. Within this article the AMM methodology is discussed and applied to a dual DAB reception application. For the different aspects as described above, the benefits and disadvantage are shown and discussed.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
NXP Hot IP
Related Articles
- Best insurance for your design? System performance analysis
- System Performance Analysis and Software Optimization Using a TLM Virtual Platform
- A Methodology for Performance Analysis of Network-on-Chip Architectures for Video SoC
- A High Level Power modeling IP Methodology for SoC Design Based on FPGA Approach
- Transactional Level Modeling (TLM) of a High-performance OCP Multi-channel SDRAM Memory Controller
New Articles
Most Popular
- Dynamic Memory Allocation and Fragmentation in C and C++
- A Review Paper on CMOS, SOI and FinFET Technology
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Why using Single Root I/O Virtualization (SR-IOV) can help improve I/O performance and Reduce Costs
- PCIe error logging and handling on a typical SoC