Designing modern USB audio systems
Kendall Castor-Perry, Cypress Semiconductor Corp.
EETimes (10/27/2010 2:39 PM EDT)
USB audio is a ubiquitous interface supported by all but the most ancient personal computer hardware and operating systems. With its robust connection and data rate, one might believe that delivering high quality audio over this interface is simple. However, today's successful USB-based audio products are the result of a lot of chip- and system-level attention to solving the thorny problem of clock recovery.
In essence, the problem is that the final output device that delivers audio to the speakers, headphones or line-out socket needs a 'master clock' to pace the audio conversion cleanly. This master clock needs to have two independent attributes:
- it must be at exactly the correct multiple of the underlying audio sample rate (so that you never have to lose or duplicate an audio sample through timing failure) and
- it must have low enough jitter (or, equivalently, phase noise) that the performance of the digital-to-analogue process isn't compromised.
The challenge lies in meeting both these requirements simultaneously.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related Articles
- Designing An ARM-Based Multithreaded Video/Audio/ Motion Recording System - Part 2
- Designing An ARM-Based Multithreaded Audio/Visual/Motion Recording System: Part 1
- Designing AI enabled System with SOTIF (Safety Of The Intended Functionality)
- Designing an Effective Traffic Management System Through Vehicle Classification and Counting Techniques
- Designing for safety and security in a connected system
New Articles
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- System level on-chip monitoring and analytics with Tessent Embedded Analytics
- What tamper detection IP brings to SoC designs
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
Most Popular
- System Verilog Assertions Simplified
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Optimizing Analog Layouts: Techniques for Effective Layout Matching
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)