Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Hyper pipelining of multicores and SoC interconnects
Tobias Strauch, EDAptability
EETimes (11/2/2010 5:54 AM EDT)
1. Introduction
We have seen an enormous rise of multiprocessor usage and its support infrastructure over the past years. This trend will most likely continue and is already challenging the community with new hard- and software problems.
Interconnects for multiprocessor SoCs are one potential bottleneck and require additional optimizations to achieve the necessary data throughput. Also for SoCs with cores such as graphic engines, de-/encoders, DMAs and external DRAMs, interconnects are facing tough hurdles as we can see it in the field of video applications, for instance.
The instantiation for multiple equal cores such as processors, DSPs and peripherals are also driven by ever-increasing challenges of all kinds of applications. We move from 2D to 3D, multiple audio channels, more and more enhanced network switches, multiple channel sensor readout and processing and, last but not least, there is an ever increasing number of instantiation of thousands of equal cores in super-computers.
In this paper, a method is discussed: How the functionality of a core can be multiplied by just adding registers to the core. Not only does this result in less area usage compared to its individual instantiations, but it can also have a substantial beneficial impact on the system performance as a whole. This method is called “hyper pipelining” and is explained in chapter 2. In chapter 3, different approaches and their impact on the system architecture are discussed. Chapter 4 shows the results of a hyper pipelined complex RISC core (OR1200 from OpenCores) in detail.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related Articles
- Smart InterConnects with Smart IP: Joint Enablers for Rapid MultiMedia SoC Development
- What tamper detection IP brings to SoC designs
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- SoC design: What's next for NoCs?
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
New Articles
- Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
- How NoC architecture solves MCU design challenges
- Automating Hardware-Software Consistency in Complex SoCs
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers