The evolution of design methodology
James Hogan
EETimes (11/24/2010 12:40 PM EST)
Editor's note: This is the first of a two part opinion piece authored by EDA luminaries Jim Hogan and Paul McLellan.Introduction
In nature, long periods of relatively stable environments are occasionally punctuated by large-scale changes that are the catalyst for evolution to create a large variety of mutations, and then for natural selection to weed out the unsuccessful ones.
The environment in which design methodology lives is also characterized by periods of relative stability punctuated by discontinuous change when the march of process nodes means that insignificant issues are suddenly major problems and when the scale of designs breaks the old methodologies. New approaches abound and, as in nature, the successful ones live on and others fall by the wayside.
Unlike in nature, however, these discontinuities are not rare and seem to come along roughly every ten years. We seem to be at another of these discontinuities today.
E-mail This Article | Printer-Friendly Page |
Related Articles
- Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
- The Role of Interconnection in the Evolution of Advanced Packaging Technology
- Evolution of VLSI Technology and its Applications
- Synthesis Methodology & Netlist Qualification
- Lower Process Nodes Drive Timing Signoff Software Evolution
New Articles
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
- Timing Optimization Technique Using Useful Skew in 5nm Technology Node
- Streamlining SoC Design with IDS-Integrate™
Most Popular
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- PCIe error logging and handling on a typical SoC
- Design Rule Checks (DRC) - A Practical View for 28nm Technology