English
Only 10 days to shipping ... we may have a memory problem!
Clive ‘Max’ Maxfield and Joe Skazinski
EETimes (12/21/2010 12:24 PM EST)
This paper describes how software development engineers using OMAP, Sitara, QorIQ, PowerQUICC, and PowerPC processors can fully validate their hardware platform and integrate their final application prior to customer shipment.
How many times have you been in a situation working with a new system where the board bring-up occurred without any major problems manifesting themselves? Initially, everything seems to work just fine. The rudimentary diagnostic tests provided by the hardware guys indicate that all is as it should be. The application software appears to be working as planned. The customer ship date is fast approaching. Everyone on the team is starting to feel confident, but with only a few days to go, everything grinds to a halt.
Possibly an application is attempting some new task for the first time – perhaps a DMA transfer with the CPU cache disabled. But why is the system crashing? Surely someone must have validated this mode of operation, didn’t they?
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- System on Modules (SOM) and its end-to-end verification using Test Automation framework
- Rapid Validation of Post-Silicon Devices Using Verification IP
- The Answer to Non-Volatile Memory Security Issues at Advanced Nodes: Go Volatile!
- Automating C test cases for embedded system verification
- It's Not My Fault! How to Run a Better Fault Campaign Using Formal
New Articles
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- PCIe error logging and handling on a typical SoC
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)