Universal Chiplet Interconnect Express (UCIe 1.0) Controller
Understanding the basics of PLL frequency synthesis
Erik Mentze, Sr. Systems Engineer, Cypress Semiconductor Corp.
EETimes (12/23/2010 5:25 PM EST)
Configuring a phase locked loop (PLL) for a given frequency synthesis application can simultaneously be both a quick-and easy-process as well as a time-consuming, tedious, and iterative process. This dual nature in PLL system design arises from the number of loop parameters that need to be appropriately dialed in for a given application. As will be discussed in this article, there are two categories of loop parameters that must be considered: frequency synthesis parameters and performance parameters. The former sets up the loop to generate the correct frequency while the later dictates the quality of output frequency (with “quality” being a term relative to the given application). The interplay between these two categories of parameters is where designers spend the bulk of their time. After determining a set of frequency synthesis parameters that meet the system needs, we then attempt to dial in the performance parameters. However, when we reach the end of optimizing the loop, there is always the doubt: did I choose the best possible frequency synthesis parameters? Perhaps there is a different set that will run cleaner and consume less power or have more margin? It is these design choices upon whicht this paper will attempt to shed some common-sense design principles.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- Specifying a PLL Part 3: Jitter Budgeting for Synthesis
- Specifying a PLL Part 2: Jitter Basics
- What's your sine? Finding the right algorithm for digital frequency synthesis on a DSP
- Understanding mmWave RADAR, its Principle & Applications
- Understanding Timing Correlation Between Sign-off Tool and Circuit Simulation
New Articles
- From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
- Embracing a More Secure Era with TLS 1.3
- New PCIe Gen6 CXL3.0 retimer: a small chip for big next-gen AI
- Maximizing ESD protection for automotive Ethernet applications