What’s the number of ASIC versus FPGA design starts?
Clive Maxfield, EETimes
3/20/2011 12:32 PM EDT
It is not uncommon to see an article or read a paper that says something like “In 2010 there were 2,500 ASIC design starts versus 90,000 FPGA design starts.” And we say to ourselves: “Well, that’s jolly interesting.” And then we quote these values to each other in conversations at the water cooler and use them in our own papers and articles, but where do these numbers actually come from and how accurate are they?
Of course we all know that there are fewer ASIC design starts today as compared to say five or ten years ago. This is primarily because designing ASICs at the latest and greatest technology nodes is an increasingly complex, resource-intensive, time-consuming, and expensive hobby.
It’s also common knowledge that there are more FPGA design starts today than there were five and ten years ago. In addition to the fact that the use of electronics is increasing dramatically in almost all walks of life, this is primarily due to the fact that today’s FPGAs have higher capacity and higher performance coupled with lower power consumption (relatively speaking), all of which means that FPGAs can now play in applications and markets that were previously “owned” by ASICs and other devices.
E-mail This Article | Printer-Friendly Page |
Related Articles
New Articles
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
- Timing Optimization Technique Using Useful Skew in 5nm Technology Node
- Streamlining SoC Design with IDS-Integrate™
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- UPF Constraint coding for SoC - A Case Study
- I2C Interface Timing Specifications and Constraints