English
8kx8 Bits OTP (One-Time Programmable) IP, X-FA- 0.18μm XH018 Modular Mixed Signal Process
Designing with core-based high-density FPGAs
Robert S. Grimes, President, RSG Associates
EETimes (7/27/2011 9:36 PM EDT)
One engineer's adventures designing with microprocessor-based FPGAs.
Modern field programmable gate arrays (FPGAs) are great for a wide range of high-speed, complex signal processing but can be difficult to interface to external systems. Microprocessors are great for interfacing to other systems, especially when equipped with Ethernet for communications, but don't offer the same levels of performance.
Until recently, designers either had to work around the weak spots of the chosen device or combine the two devices; the latter approach presents new difficulties when the data rate between the signal processing and general processor is significant. Enter FPGA devices with built-in microprocessors, combining modern 32-bit microcontrollers and Ethernet media access controllers (MACs) with FPGA resources.
This article presents my experience with designing a nontrivial multiprocessor system, using three networked Xilinx Virtex-4FX-based controllers.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- How to test the interconnections between FPGAs on a high-density FPGA-based board
- How to achieve faster compile times in high-density FPGAs
- Designing low-power video image stabilization IP for FPGAs
- Designing remote radio heads (RRHs) on high-performance FPGAs
- Achieve PCIe compliance and interoperability in your IP core-based design
New Articles
- What is JESD204C? A quick glance at the standard
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)