Big.LITTLE processing with ARM Cortex-A15 & Cortex-A7
Peter Greenhalgh, ARM
EETimes (10/24/2011 4:33 PM EDT)
This white paper presents the rationale and design behind the first big.LITTLE system from ARM based on the high-performance Cortex-A15 processor, the energy efficient Cortex-A7 processor, the coherent CCI-400 interconnect and supporting IP.
The range of performance being demanded from modern, high-performance, mobile platforms is unprecedented. Users require platforms to be accomplished at high processing intensity tasks such as gaming and web browsing while providing long battery life for low processing intensity tasks such as texting, e-mail and audio.
In the first big.LITTLE system from ARM a ‘big’ ARM Cortex-A15 processor is paired with a ‘LITTLE’ Cortex-A7 processor to create a system that can accomplish both high intensity and low intensity tasks in the most energy efficient manner. By coherently connecting the Cortex-A15 and Cortex-A7 processors via the CCI-400 coherent interconnect the system is flexible enough to support a variety of big.LITTLE use models, which can be tailored to the processing requirements of the tasks.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Arm Ltd Hot IP
Related Articles
- Introducing ARM Cortex-M23 and Cortex-M33 Processors with TrustZone for ARMv8-M
- An introduction to ARM Cortex-M0 DesignStart
- Debugging hard faults in ARM Cortex-M0 based SoCs
- Designing with ARM Cortex-M based SoC Achitectures: Part 2 - Some typical applications
- Designing with ARM Cortex-M based System-On-Chips (SoCs) - Part I: The basics
New Articles
- Building security into an AI SoC using CPU features with extensions
- CAVP - NIST ACVTS - Are you still with me?
- Paving the way for the next generation audio codec for True Wireless Stereo (TWS) applications - Optimizing latency key factor
- Basics of SRAM PUF and how to deploy it for IoT security
- Colibri, the codec for perfect quality and fast distribution of professional AV over IP