Robust verification deserves an audit
Robust verification deserves an audit
By Nicolas Mokhoff, Integrated System Design
April 2, 2002 (12:21 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020329S0051
The more one hears of verification, the less one understands what it means. In our cover story, reflecting our April theme of "verification as the heart of design," the authors emphasize that the designer's ultimate goal-first-pass silicon success-can be accomplished only by paying careful attention to a comprehensive verification strategy. "Comprehensive" and "strategy" are catchwords for a process that, in the end, can be labeled as "I know it when I see it" verification. The authors offer a very good divide-and-conquer approach that starts with block-level functional verification, followed by full-chip functional and timing verification.
Related Articles
- Robust Low power Architecture verification Strategy
- OCP VIP: A cost effective and robust qualification process for multimedia and telecom SoC designs
- Advanced Techniques for Building Robust Testbenches with DesignWare Verification IP and Reference Verification Methodology (RVM)
- Five Vital Steps to a Robust Testbench with DesignWare Verification IP and Reference Verification Methodology (RVM)
- Using formal verification to create robust IP
New Articles
Most Popular
E-mail This Article | Printer-Friendly Page |