English
Density Requirements at 28 nm
Joe Davis, Mentor Graphics
EETimes (3/12/2012 11:03 AM EDT)
In recent discussions with customers around the world, we have been hearing a surprising new message—that, at 28 nm, they have to care about density at the cell design level “like never before.” It’s surprising because density has historically been a manufacturing issue that was handled post tape-out or during chip assembly. However, where and how density is handled in the design process has evolved significantly along with the process technologies (Figure 1). In this article, I’ll take a look at how density has evolved from a back-end manufacturing issue that was of little interest to designers to a design concern that affects the layout of standard cell libraries.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Fully depleted silicon technology to underlie energy-efficient designs at 28 nm and beyond
- Debunking myths about analog IP at 28 nm
- Mixed-Signal IP Design Challenges in 28 nm and Beyond
- How flash-based FPGAs simplify functional safety requirements
- How FPGA technology is evolving to meet new mid-range system requirements
New Articles
- Formal-based methodology cuts digital design IP verification time
- Internal JTAG - A cutting-edge solution for embedded instrument testing in SoC: Part 1
- Pyramid Vector Quantization and Bit Level Sparsity in Weights for Efficient Neural Networks Inference
- Enabling Bluetooth Out-of-Band pairing through NFC
- Advantages and Challenges of Designing with Multiple Inferencing Chips