English
Considerations for writing UPF for a hierarchical flow
Jeffrey Lee and Mary Ann White (Synopsys)
4/6/2012 11:01 AM EDT
Introduction
Writing power intent for a design using the IEEE 1801 Unified Power Format (UPF) is generally an easy and straight-forward task. If the design will be optimized in a flat fashion (e.g. the entire design is optimized top-down in a single session), then writing the power intent is fairly simple.
Situations such as being too rigid in where your power management cells need to be implemented and writing power intent for hierarchical designs can make writing UPF a much more difficult task. This article details the considerations that you need to take into account when writing UPF for a hierarchical design methodology.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- SoC Design: Hierarchical Flow Only Way to Go
- A Guide on Logical Equivalence Checking - Flow, Challenges, and Benefits
- Considerations Regarding Benchmarking eFPGAs (Embedded FPGAs)
- SoC Functional verification flow
- Smart Tracking of SoC Verification Progress Using Synopsys' Hierarchical Verification Plan (HVP)