English
Expanding emulation's reach with virtual devices
Jim Kenney, Mentor Graphics
EETimes (6/3/2012 11:38 PM EDT)
With the majority of designs today containing one or more embedded processors, the verification landscape is transforming as more companies grapple with the limitations of traditional verification tools. Comprehensive verification of multi-core SoCs cannot be accomplished without including the software that will run on the hardware.
The increasing prevalence of complex, multifunctional, networked devices and the rising importance of embedded software create a need for faster simulation run times and full system verification early in the design cycle (Figure 1, below). Hardware-assisted verification, or emulation, delivers the required capacity and performance for extremely fast, full SoC testing—hardware and software. However, for many, a prosaic barrier to the benefits of emulation has proven both stubborn and persistent. The high-cost of emulators has made them affordable only for companies with deep pockets.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Can Hardware-Assisted Verification Save SoC Realization Time?
- Supporting hardware assisted verification with synthesizable assertions
- Improving Software Driver Development and Hardware Verification Productivity using Virtual Platforms
- Surveying the hardware-assisted verification landscape
- Hardware-assisted verification gate counts soar
New Articles
- Formal-based methodology cuts digital design IP verification time
- Internal JTAG - A cutting-edge solution for embedded instrument testing in SoC: Part 1
- Pyramid Vector Quantization and Bit Level Sparsity in Weights for Efficient Neural Networks Inference
- Enabling Bluetooth Out-of-Band pairing through NFC
- Advantages and Challenges of Designing with Multiple Inferencing Chips