Die-to-Die, 112G Ultra-Extra Short Reach PHY in TSMC (12nm, N7, N6, N5)
Debunking 10GBase-T Myths
Ron Cates, PLX Technology and Valerie Maguire, Siemon
EETimes (6/7/2012 1:03 PM EDT)
While it may be true that good things come to those who wait, too much waiting can lead to uncertainty. Take 10GBase-T networking products, for example. The 10GBase-T standard published almost six years ago and the long wait for network gear has provided fodder for the digital rumor mill to churn. This has led to the misperception that 10GBase-T is the end of the line for copper balanced twisted-pair media and network equipment. The fact is that the extended time to market can be explained by the recent economic recession and the desire to integrate significant power-efficiency enhancements into this new technology. These challenges have been overcome and all indicators are that adoption of 10GBase-T solutions is poised to take off in 2012.
Equipment is available and deployment rates are up
Although initially hampered by power-hungry implementations, today’s chip technology that delivers the 10GBase-T bit stream (also called a “PHY”) capitalizes on an advanced 40-nm lithography manufacturing process, which cuts power use, board size and cost. As a result, significant adoption of 10GBase-T technology is expected to begin in 2012. During this year, at least 20 new platforms (e.g. switches, servers and network interface cards [NICs]) using 10GBase-T PHY devices are expected to have broad market availability. In addition, a new market research report issued by The Linley Group forecasts more than 2.7 million ports of 10GBase-T PHYs to ship in 2012—a sharp rise from the 182,000 ports counted as shipped in 2011.
The trend lines shown in Figure 1 depict The Linley Group’s forecast for several different types of 10-Gbit/sec Ethernet applications over the next few years. Note that 10GBase-T is expected to achieve a dominant market position in 2014. The adoption rates forecasted by The Linley Group are consistent with the historical Ethernet adoption profile, whereby optical networking interfaces precede copper interfaces but copper port counts greatly outnumber optical port counts soon thereafter.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
New Articles
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
- Timing Optimization Technique Using Useful Skew in 5nm Technology Node
- Streamlining SoC Design with IDS-Integrate™
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- UPF Constraint coding for SoC - A Case Study
- I2C Interface Timing Specifications and Constraints