1-112Gbps Medium Reach (MR) and Very Short Reach (VSR) SerDes
Understanding DDR SDRAM timing parameters
Deepak Kumar, Sumit Varshney, Sunaina Srivastava, and Swapnil Tiwari, Freescale Semiconductor
EETimes (6/25/2012 3:05 PM EDT)
Many engineers who have ever dealt with DDR SDRAM must have been intrigued by the various timing parameters of the DRAM. This article explains the various timing parameters and its impact on the performance of the DRAM.
To begin with, let's first understand how different DDRs are rated or classified. If we want to buy a DDR module from market, we have to consider many parameters like size, speed, timing specs, brand etc. So, we have many options to choose from. To have a better understanding of these ratings, let’s see how these are presented to the buyers.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- Understanding Timing Correlation Between Sign-off Tool and Circuit Simulation
- Which DDR SDRAM Memory to Use and When
- Overcoming Timing Closure Issues in Wide Interface DDR, HBM and ONFI Subsystems
- Implementing custom DDR and DDR2 SDRAM external memory interfaces in FPGAs (part 1)
- DDR SDRAM Controller IP Designed for Reuse
New Articles
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- PCIe error logging and handling on a typical SoC
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)