English
High Performance Second Generation Extended MIPI CSI2 Receiver
Is the cost reduction associated with IC scaling over?
Zvi Or-Bach, MonolithIC 3D Inc.
EETimes (7/16/2012 12:20 PM EDT)
The last 50 years of the semiconductor industry have been all about the manifestation of Moore's Law with regard to the dimensional scaling of Integrated Circuits (ICs). As consumers of electronic devices, we all love to see better products at a lower cost with each and every new product cycle. But now storm clouds are forming, as was recently publicly expressed in the article Nvidia deeply unhappy with TSMC, claims 20nm essentially worthless.
Clearly, dimensional scaling is no longer associated with lower average cost per transistor. The chart below, published by IBS about a year ago, shows the diminishing benefit of cost reduction from dimensional scaling. In fact, the chart indicates that the 20nm node might be associated with higher cost than the previous node.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Cost Reduction and Improved TTR with Shared Scan-in DFT CODEC
- Extending 8K over a single, cost-effective wire with TICO lightweight compression
- OEM Custom Solutions - BOM Cost Reduction
- Multiplexed Energy Metering AFEs Ease ASIC Integration and Provide Significant Cost Reduction
- Enabling Composable Platforms with On-Chip PCIe Switching, PCIe-over-Cable
New Articles
Most Popular
- Dynamic Memory Allocation and Fragmentation in C and C++
- A Review Paper on CMOS, SOI and FinFET Technology
- Testing Of Repairable Embedded Memories in SoC: Approach and Challenges
- Usage of Multibit Flip-Flop and its Challenges in ASIC Physical Design
- Design Rule Checks (DRC) - A Practical View for 28nm Technology