English
Is the cost reduction associated with IC scaling over?
Zvi Or-Bach, MonolithIC 3D Inc.
EETimes (7/16/2012 12:20 PM EDT)
The last 50 years of the semiconductor industry have been all about the manifestation of Moore's Law with regard to the dimensional scaling of Integrated Circuits (ICs). As consumers of electronic devices, we all love to see better products at a lower cost with each and every new product cycle. But now storm clouds are forming, as was recently publicly expressed in the article Nvidia deeply unhappy with TSMC, claims 20nm essentially worthless.
Clearly, dimensional scaling is no longer associated with lower average cost per transistor. The chart below, published by IBS about a year ago, shows the diminishing benefit of cost reduction from dimensional scaling. In fact, the chart indicates that the 20nm node might be associated with higher cost than the previous node.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Cost Reduction and Improved TTR with Shared Scan-in DFT CODEC
- Extending 8K over a single, cost-effective wire with TICO lightweight compression
- OEM Custom Solutions - BOM Cost Reduction
- Multiplexed Energy Metering AFEs Ease ASIC Integration and Provide Significant Cost Reduction
- How to achieve low latency audio/video streaming over IP network
New Articles
- A Heuristic Approach to Fix Design Rule Check (DRC) Violations in ASIC Designs @7nm FinFET Technology
- Guide to Choosing the Best DC-to-DC Converter for Your Application
- Which DDR SDRAM Memory to Use and When
- How to achieve low latency audio/video streaming over IP network
- Integration of power:communication interfaces in smart true wireless headset designs
Most Popular
- Dynamic Memory Allocation and Fragmentation in C and C++
- Design Rule Checks (DRC) - A Practical View for 28nm Technology
- A Review Paper on CMOS, SOI and FinFET Technology
- Using SystemVerilog Assertions in RTL Code
- Why using Single Root I/O Virtualization (SR-IOV) can help improve I/O performance and Reduce Costs