English
Digital Power Grid Overlay -- 20% to 40% Total Digital Dynamic Power Reduction
Using code-coverage analysis to verify 2D graphic engines in automotive apps
Florian Mueller, Fujitsu Semiconductor Europe (FSEU)
EETimes (7/20/2012 6:20 PM EDT)
High-resolution graphics displays are becoming a key part of automotive manufacturers' strategies to simultaneously differentiate from their competitors, reduce production cost, and increase customer satisfaction. Our group at Fujitsu develops IP blocks and SoCs to help customers realize these advantages.
One of our IP blocks is called Iris, a 2D graphics engine. This IP is composed of many reusable sub-components, which can be easily rearranged to create new derivatives of Iris that are then integrated into a range of products. All of these sub-components, of course, need to be verified in addition to the final product. For this purpose, we employ a metric-driven verification flow.
Traditional approach
In the usual implementation of metric-driven verification, all the stakeholders of the IP (software, hardware, design and verification engineers) define a verification plan that specifies what needs to be done so that they all can agree on signing off the IP for tapeout. The plan contains a number of items (what needs to happen, targets the stimuli/design inputs), a number of checkers (what needs to be checked, targets the design outputs), and maybe also a number of directed tests for corner cases internal to the design.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Multimedia display development for automotive and industrial apps speeded by FPGA-plus-IP platform
- New Developments in MIPI's High-Speed Automotive Sensor Connectivity Framework
- Using PSS and UVM Register Models to Verify SoC Integration
- Maximizing ESD protection for automotive Ethernet applications
- Design-Stage Analysis, Verification, and Optimization for Every Designer
New Articles
- Proven solutions for converting a chip specification into RTL and UVM
- Revolutionizing Chip Design with AI-Driven EDA
- Optimizing Automated Test Equipment for Quality and Complexity
- An Introduction to Direct RF Sampling in a World Evolving Towards Chiplets - Part 1
- How to cost-efficiently add Ethernet switching to industrial devices
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- I2C Interface Timing Specifications and Constraints
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)