English
Voltage Monitor with Digital Output TSMC N5P (Multi-domain supply monitoring)
The forgotten SoC verification team
Adnan Hamid - Breker Verification Systems
EETimes (8/13/2012 3:56 AM EDT)
As system-on-chip (SoC) designs have become ever more complex, verification engineers have risen in importance to become an integral part of a product’s success. With more SoCs being designed, there is a growing class of verification engineers who are woefully under-appreciated in terms of the complexity of the job they have to do and the lack of tools made available to them. These are the engineers given the responsibility for integration verification as well as system verification and validation.
This article defines the unique problems that SoC verification engineers face in their jobs and outlines an approach that provides a level of automation for them similar to that enjoyed by block-level verification teams. It also discusses longer-term implications of this approach within the overall SoC development flow and demonstrates that a higher level of abstraction is necessary for efficient and effective verification.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Transactor vs CPU in SoC Verification
- SoC Functional verification flow
- Smart Tracking of SoC Verification Progress Using Synopsys' Hierarchical Verification Plan (HVP)
- Safety Verification and Optimization of Automotive Ethernet Using Dedicated SoC FIT Rates
- Bridging the Gap between Pre-Silicon Verification and Post-Silicon Validation in Networking SoC designs
New Articles
Most Popular
- Dynamic Memory Allocation and Fragmentation in C and C++
- A Review Paper on CMOS, SOI and FinFET Technology
- Introduction to Low Dropout (LDO) Linear Voltage Regulators
- Using SystemVerilog Assertions in RTL Code
- Why using Single Root I/O Virtualization (SR-IOV) can help improve I/O performance and Reduce Costs