English
Integrating large-capacity memory in advanced-node SoCs
Prasad Saggurti, Synopsys
1/14/2013 1:57 PM EST
In today’s system-on-chip (SoC) designs, memory content can consume over 50% of chip area. In addition, the size of individual memories has grown to approximately 40 Mb of contiguous memory. This combined increase can significantly impact the overall power, performance, and area of the chip, as well as manufacturing yield. Successful integration of large-capacity memory in advanced-node SoCs requires the right approach.
Recent advances have made silicon interposer technology an alternative to consider. A silicon interposer consists of additional layers or even a separate chip designed to connect a processor with a separate block of memory. Using this technology in conjunction with through-silicon vias (TSVs), a processor can pass data to and from the external memory without paying the high price of additional pins. Interposer structure consists of multiple layers, however, which adds steps, time, and cost to the fabrication process. Despite the performance boost, the approach is still too expensive to be considered mainstream packaging technology.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Efficient methodology for design and verification of Memory ECC error management logic in safety critical SoCs
- Integrating audio codecs in next-generation SoCs for smartphones and tablets
- Integrating analog video interface IP into SoCs delivers superb image quality (Part II)
- Integrating analog video interface IP into SoCs delivers superb image quality (Part I)
- Memory system tradeoffs: embedded DRAM in SoCs, Chip-on-Board, multichip packages or memory modules