Improving the Testability of Complex SoC Designs
It is well known that testing System-on-Chip (SoC) designs poses technological and economic challenges. With complex SoCs targeted at cost-sensitive consumer applications, especially in the communications arena, it is important to minimize testing costs as much as possible. For this reason, Design-for-Test (DFT) is critical to the success of these chips. In fact, unique and significant test cost reductions can be achieved if DFT can be extended to exploit highly flexible tester resources.
Recent extensions in DFT techniques enable the Concurrent Test (CCT) of circuit blocks within an SoC by isolating target IP cores and ensuring that chip resources are allocated such that the cores can be tested in parallel. To effectively utilize this type of concurrent test, designers should be aware of the procedures, enhanced design automation and test system capabilities needed to implement highly tuned concurrent test.
Related Articles
- Getting started in structured assembly in complex SoC designs
- Improving design turn around time on a complex SoC by leveraging a reusable low power specification
- Unique Approach to Verification of Complex SoC Designs
- What tamper detection IP brings to SoC designs
- Creating SoC Designs Better and Faster With Integration Automation
New Articles
- Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
- How NoC architecture solves MCU design challenges
- Automating Hardware-Software Consistency in Complex SoCs
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers
Most Popular
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |