English
Moving to SystemC TLM for design and verification of digital hardware
Stuart Swan, Qiang Zhu, Xingri Li, Cadence Design Systems, Inc.
EETimes (5/13/2013 9:35 AM EDT)
Design and verification of new digital hardware blocks is becoming increasingly challenging. Today, designers are confronted with a host of issues, including growing design and verification complexity, time-to-market pressures, power goals, and evolving design specifications.
To tackle these challenges, customers are beginning to make a significant change in design methodology, by moving to SystemC transaction-level models (TLM) as the design entry point, and by leveraging high-level synthesis (HLS) in combination with IP reuse. This article presents our experience in working with Fujitsu Semiconductor Ltd. to adopt this new methodology using Cadence® C-to-Silicon Compiler on a data access controller design, and presents the very promising results they reported at a recent C-to-Silicon user group meeting in Japan. The selection of the design, modeling work, and results analysis described in this paper were performed by Fujitsu Semiconductor with some assistance from Cadence.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Cadence Hot IP
Related Articles
- SystemC Verification, Simulation & Emulation of Secure Digital IP
- Formal-based methodology cuts digital design IP verification time
- Safety Verification and Optimization of Automotive Ethernet Using Dedicated SoC FIT Rates
- Applying Continuous Integration to Hardware Design and Verification
- Massively parallel frameworks for in-design verification
New Articles
- Next Gen Scan Compression Technique to overcome Test challenges at Lower Technology Nodes (Part - I)
- Specifying a PLL Part 2: Jitter Basics
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
- Understanding Efficiency of Switched Capacitor DC-DC Converters for Battery-Powered Applications