English
32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
DRC debugging challenges in AMS/custom designs at 20 nm
Srinivas Velivala, Mentor Graphics
5/23/2013 5:16 PM EDT
The number and complexity of design rule checks (DRC) has always increased node over node, but as the semiconductor industry moves towards 20 nm and below, these increases are skyrocketing (Figure 1). The traditional DRC verification flow used by custom layout designers simply can’t provide the needed level of productivity when debugging DRC results at these advanced nodes. For example, custom layout designers are now confronted with complex checks that involve multiple factors, such as voltage-dependent design rule checks (VD-DRC) and double patterning (DP) checks.
In the long-established verification flow, the designer creates the layout in the design environment, writes out a GDSII file to disk, launches a DRC run, and then fixes the DRC errors in the design environment. Because the error correction and the validation of that correction are separate processes, designers must usually perform multiple iterations of this check-correct-verify process before they achieve signoff DRC closure.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- A Heuristic Approach to Fix Design Rule Check (DRC) Violations in ASIC Designs @7nm FinFET Technology
- Custom Corner Characterization for Optimal ASIC/SoC Designs
- Fully depleted silicon technology to underlie energy-efficient designs at 28 nm and beyond
- The Era of 20 nm Systems Approaches
- Mixed-Signal IP Design Challenges in 28 nm and Beyond
New Articles
- From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
- Embracing a More Secure Era with TLS 1.3
- New PCIe Gen6 CXL3.0 retimer: a small chip for big next-gen AI
- Maximizing ESD protection for automotive Ethernet applications