ARC-V RHX-105 dual-issue, 32-bit RISC-V processor for real-time applications (multi-core)
The growing role of analog-digital on-chip integration in saving energy
Richard York, ARM
EDN.com (December 15, 2013)
Mixed-signal silicon design, bringing the worlds of analog and digital technology onto a single die, has never been an easy task. Formerly, the analog and digital teams would work independently on their designs, leaving the place and route team with the thankless task of integrating everything onto a single chip. A microcontroller design, with all of its carefully thought out peripherals, would be routed leaving analog-sized holes for the oscillator, ADC and transceivers needed to complete the design.
The first real test of the design would be undertaken with the first silicon on the laboratory test bench, a potentially risky process that inevitably resulted in one or more metal fixes before mass production could ramp up. Thankfully, with the advances in sophistication of EDA design tools, with their sophisticated integrated mixed-signal analysis capability, the chances of finding potential issues when merging digital peripherals with analog blocks has significantly increased. In turn, the risks, and potential costs due to errors, have dropped significantly, making the development of silicon devices with peripherals and features highly attuned to vertical market needs, considerably more attractive.
E-mail This Article | Printer-Friendly Page |
|
Arm Ltd Hot IP
Related Articles
- Enabling Composable Platforms with On-Chip PCIe Switching, PCIe-over-Cable
- Risks and Precautions to take care while using On-Chip temperature sensors in Safety critical automotive applications
- On-Chip Interconnect Costs Spawn Research
- Display Driver with on-chip frame buffer and a scalable image compression engine
- On-chip ESD protection for High Voltage applications in TSMC BCD technology
New Articles
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
- Timing Optimization Technique Using Useful Skew in 5nm Technology Node
- Streamlining SoC Design with IDS-Integrate™