Low-Power wireless sensor networks for the Internet of Things
Ross Yu, Product Marketing Manager; Thomas Watteyne, Senior Networking Design Engineer, Dust Networks Product Group, Linear Technology Corp.
EDN (December 22, 2013)
The Internet of Things revolution is upon us, and by the year 2020, there will be over 30 billion connected things in the world. With the world’s population increasing and resources becoming more precious, this interconnection promises to supply real-world data to drive higher efficiencies and to streamline business practices.
With the wide acceptance of Internet Protocol (IP), it is becoming easier to process data and make meaningful use of information. Fortune 500 companies provide enterprise-level database solutions for data storage and software tools to streamline business processes, such as asset tracking, process control systems, and building management systems (see Figure 1). Smart phones and tablets provide people with useful and actionable information, such as live parking information or real-time machine-health monitoring to inform maintenance schedules. And while there are wireless sensors in place today, there is a hunger for more sensor data to measure and optimize processes that have not been previously measured.
To further enable wide scale deployment of sensors, IP standards efforts are underway, with the goal of making small wireless sensors as easy to access as web servers. These efforts are the confluence of two driving forces: the proven low power, highly reliable performance of time-synchronized mesh networks, and the ongoing IP standards efforts for seamless integration into the Internet. Together these forces will drive relatively small, low-power sensors that communicate reliably and are IP-enabled.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related Articles
- Wireless communication standards for the Internet of Things
- Using sub-gigahertz wireless for long range Internet of Things connectivity
- Next Generation Wireless IP for the Internet of Things
- Synopsys Foundation IP Enabling Low-Power AI Processors
- What Designers Need to Know About USB Low-Power States
New Articles
- Analysis and Summary on Clock Generator Circuits and PLL Design
- Understanding why power management IP is so important
- Hardware-Assisted Verification: The Real Story Behind Capacity
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- SoC design: What's next for NoCs?
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution
- Synthesis Methodology & Netlist Qualification
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)