USB V3.1 Power Delivery Type-C Port Evaluation board for OTI9108 IP
Designing with ARM Cortex-M based SoC Achitectures: Part 2 - Some typical applications
Tushar Rastogi and Subbarao Lanka, Cypress Semiconductor
embedded.com (March 31, 2014)
In this second in a two part series, Tushar Rastogi and Subbarao Lanka of Cypress Semiconductor compare the capabilities of a standard microcontroller approach to the design of an embedded application to that of a system on chip approach, using the company’s PSoC architecture.
In this second in a two part series, Tushar Rastogi and Subbarao Lanka of Cypress Semiconductor compare the capabilities of a standard microcontroller approach to the design of an embedded application to that of a system on chip approach, using the company’s PSoC architecture.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- Designing with ARM Cortex-M based System-On-Chips (SoCs) - Part I: The basics
- Designing An ARM-Based Multithreaded Video/Audio/ Motion Recording System - Part 2
- Internal JTAG - A cutting-edge solution for embedded instrument testing in SoC: Part 2
- Designing optimal wireless base station MIMO antennae: Part 2 - A maximum likelihood receiver
- Efficient analysis of CDC violations in a million gate SoC, part 2
New Articles
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
- Timing Optimization Technique Using Useful Skew in 5nm Technology Node
- Streamlining SoC Design with IDS-Integrate™
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- UPF Constraint coding for SoC - A Case Study
- I2C Interface Timing Specifications and Constraints