English
Challenges in LBIST validation for high reliability SoCs
Abhinav Gaur & Gaurav Jain (Freescale)
EDN -- July 19, 2014
Logic built-in self test (LBIST) is being used in SoCs for increasing safety and to provide a self-testing capability. LBIST design works on the principle of STUMPS architecture. STUMPS is a nested acronym, standing for Self-Test Using MISR (Multiple Input Signature Register) and Parallel SRSG (Shift Register Sequence Generator). It consists of a Pseudo Random pattern generator (PRPG) for generating the test stimuli for the scan input, and Multiple Input Signature Register (or MISR) for collecting the scan output. If the final MISR signature matches with the golden or expected MISR signature, the LBIST status is “Pass”.
For any SoC that provides the LBIST functionality, there will be a need for tester patterns for production, for checking whether the LBIST is working properly on each of the samples being delivered to the customer. This paper will discuss the various challenges while developing these LBIST tester patterns for production, and ways of creating such patterns efficiently.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Challenges in verifying PCI Express in complex SoCs
- A novel approach to ensure complete coverage for validation of communication protocols by inducing jitter and glitches in clock and data
- Timing closure in multi-level partitioned SoCs
- LBIST - A technique for infield safety
- An Automated Flow for Reset Connectivity Checks in Complex SoCs having Multiple Power Domains
New Articles
- Next Gen Scan Compression Technique to overcome Test challenges at Lower Technology Nodes (Part - I)
- Specifying a PLL Part 2: Jitter Basics
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
- Understanding Efficiency of Switched Capacitor DC-DC Converters for Battery-Powered Applications
- Creating Domain Specific Processors Using Custom RISC-V ISA Instructions
Most Popular
- Next Gen Scan Compression Technique to overcome Test challenges at Lower Technology Nodes (Part - I)
- Specifying a PLL Part 2: Jitter Basics
- Dynamic Memory Allocation and Fragmentation in C and C++
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified