English
Understand LTE-A Release 12 transmitter architecture: Part 1
Damian Anzaldo, Maxim Integrated
EDN (March 06, 2015)
This two-part article series reviews new developments in the Fourth Generation Long Term Evolution (4G-LTE) cellular standard. The articles explore LTE-Advanced (LTE-A) Release-12 (Rel-12) features and their impact on eNodeB radio frequency (RF) transmitters. The articles reveal how analog integration can overcome design challenges arising from the latest 4G developments. A Glossary of Technical Terms is appended to the end of each article to help with acronyms.
This article examines market forces driving global adoption of the LTE standard and trends in 4G radio access technology. Topics include carrier aggregation (CA), spatial multiplexing, and active antenna systems (AAS). Part 2 of this series explores the analog integration challenges in 4G base stations. Rel-12 features such as wideband downlink CA, downlink multiple-input multiple-out (MIMO) spatial multiplexing, and AAS with embedded RF, present new design challenges in next-generation eNodeB radios. A disruptive bits-to-RF solution can help engineers shape alternative radio transmitter architectures. The discussion focuses on novel RF digital-to-analog converter (RF-DAC) technology that yields a single-chip, wideband RF transmitter solution.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- LTE-A Release 12 transmitter architecture: analog integration
- Securing the IoT: Part 1 - Public key cryptography
- Securing the IoT: Part 2 - Secure boot as root of trust
- Low-Power Intel Architecture Platform for In-Vehicle Infotainment - Part 1: Overview
- Picking the right MPSoC-based video architecture: Part 1
New Articles
- CAVP - NIST ACVTS - Are you still with me?
- Paving the way for the next generation audio codec for True Wireless Stereo (TWS) applications - Optimizing latency key factor
- Basics of SRAM PUF and how to deploy it for IoT security
- Colibri, the codec for perfect quality and fast distribution of professional AV over IP
- Increasing bandwidth to 128 GB/s with a tailored PCIe 6.0 IP Controller
Most Popular
- Dynamic Memory Allocation and Fragmentation in C and C++
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified
- Using SystemVerilog Assertions in RTL Code
- Why using Single Root I/O Virtualization (SR-IOV) can help improve I/O performance and Reduce Costs