SoC testers address altered workflow
SoC testers address altered workflow
By Nicolas Mokhoff, EE Times
August 5, 2002 (11:38 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020805S0028
NEW YORK System-on-chip designs have altered classic IC development methodologies, and now test companies are addressing the new SoC workflow in an effort to bring design, test and production activities closer together. Credence Systems Corp. said its Octet platform will meet future test requirements for computer, communications and consumer electronics SoCs. "With the rapid proliferation of advanced SoC designs, semiconductor manufacturers are increasingly looking for a test platform strategy that will help lower test costs and decrease time-to-volume through efficient design-to-production workflows," said Ed Wagner, senior vice president and general manager of Credence's Consumer Mixed-Signal Products Division. "Octet addresses these requirements through its configurable platform and powerful software tools." Production shipments of the Octet configurable SoC platform are scheduled for the fourth quarter. Octet' s standard 1,024-pin architecture can be configured with options for multiple data rate digital test capability, high-speed serial test, and a full suite of analog instrumentation. Octet is compatible with Credence's Quartet Series through the use of existing load boards and test programs. Octet's integrated software suite includes test development software and virtual test and debug tools from Integrated Measurement Systems Inc., a Credence company, and thus is optimized for design-to-production test. Octet's Program Developer software provides a graphical user interface, which enables the software modules in the suite to share a single interface for all test program development tasks, thus saving programming time by eliminating unnecessary steps, the company said. Wagner said that Credence is addressing the needs of companies that outsource assembly and test to the Asia-Pacific region to help reduce costs and speed delivery of SoCs. "We believe that Octet's highly configurable pla tform and compatibility with Quartet make it an ideal test platform for the OSAT [outsourcing of assembly and test] and foundry markets throughout Asia and the rest of the world," Wagner said. Meanwhile, Advantest America Inc., a subsidiary of Advantest Corp., has announced further details of its Certimax design validation test system for SoCs. The equipment uses original design data without the need for translation into a test format and thus can do functional validation debug and characterization faster that would otherwise be possible, the company said. Advantest said that no tester has integrated EDA verification tools with a test system in such a way until the Certimax machine, which began shipping in July at prices starting at $482,000.
Related Articles
- Targeting SoC address decoder faults using functional patterns
- Design workflow management enhances SoC design quality and efficiency
- Streamlining SoC Design with IDS-Integrate™
- Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
- How to Turbo Charge Your SoC's CPU(s)
New Articles
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
- Timing Optimization Technique Using Useful Skew in 5nm Technology Node
- Streamlining SoC Design with IDS-Integrate™
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
Most Popular
E-mail This Article | Printer-Friendly Page |