English
Improving analog design verification using UVM
Mike Bartley, Test and Verification Solutions
EDN (March 23, 2015)
As technology becomes more integrated into our everyday life, our chips need to better communicate with the analog world. Most modern system on chip (SoC) designs therefore contain analog and mixed-signal (AMS) elements integrated with digital components. According to Sandip Ray of Intel, AMS elements currently consume about 40% of the design effort, and an estimated 50% of errors in recent chips that require a redesign are due to bugs in the AMS portion of the design [1].
This increase in AMS content in silicon creates several verification challenges: how do we verify the analog design itself, its integration with the digital, and whether the combination achieves the intended overall function? However, there is no standard or even widely adopted approach to this despite the continuous increase in analog content. One potential route is via an efficient, reusable AMS verification approach using the Universal Verification Methodology (UVM) outlined below:
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Leveraging UVM based UFS Test Suite approach for Accelerated Functional Verification of JEDEC UFS IP
- Power of UVM's Command Line Argument Usage in Verification Test benches
- Automating C test cases for embedded system verification
- Design patterns in SystemVerilog OOP for UVM verification
- Improving Performance and Verification of a System Through an Intelligent Testbench
New Articles
- A short primer on instruction set architecture
- Building security into an AI SoC using CPU features with extensions
- CAVP - NIST ACVTS - Are you still with me?
- Paving the way for the next generation audio codec for True Wireless Stereo (TWS) applications - Optimizing latency key factor
- Basics of SRAM PUF and how to deploy it for IoT security