Design, Test & Repair Methodology for FinFET-Based Memories
Dr. Yervant Zorian, Chief Architect and Fellow, Synopsys
The advent of FinFET-based memories presents new memory test challenges. This white paper covers the new design complexities, defect coverage and yield challenges presented by FinFET-based memories; how to synthesize test algorithms for detection and diagnosis of FinFET specific memory defects; and how incorporating built-in self-test (BIST) infrastructures with high-efficiency test and repair capabilities can help to ensure high yield for FinFET-based memories.
If you wish to download a copy of this white paper, click here
|
Related Articles
- Synthesis Methodology & Netlist Qualification
- Parasitic Extraction of FinFET-based Memory Cells
- Mixed Signal Design & Verification Methodology for Complex SoCs
- Using advanced logging techniques to debug & test SystemVerilog HDL code
- Tutorial: The Role of JTAG in system debug & test throughout the embedded system development lifecycle
New Articles
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- PCIe error logging and handling on a typical SoC
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
E-mail This Article | Printer-Friendly Page |