English
NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
When System Designers Must Care About Silicon IP
Ron Wilson, Altera
January 6, 2016
As systems-on-chips move into next-big-thing markets like autonomous vehicles or the Internet of Things (IoT), SoC designers are facing new kinds of requirements—environmental, life-cycle, reliability, and security, for example—completely foreign to their experience in consumer or communications applications. These requirements, in turn, are changing the way SoC developers must evaluate and integrate intellectual property (IP). And more than ever, developers’ IP decisions are directly affecting the success of their customers, the system developers—through issues that might never appear on an SoC data sheet. Papers at this month’s Design & Reuse IP/SoC Conference shone a spotlight on some of these hidden issues.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Altera Hot IP
Related Articles
- When Developing New Silicon IP, Is First Pass Success Possible?
- DRAM Controllers for System Designers
- Viewpoint: EDA vendors must focus on making silicon profitable for their customers
- How designers can survive the embedded multiprocessor revolution
- In-System Silicon Validation and Debug -- Part 3: Silicon Experience
New Articles
- Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
- How NoC architecture solves MCU design challenges
- Automating Hardware-Software Consistency in Complex SoCs
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers