English
FPGA Design: Faster Runtimes & Increased Productivity
Joe Mallet, Synopsys
EETimes (1/13/2016 04:40 PM EST)
In order to achieve accelerated FPGA development schedules, designers require the aid of sophisticated synthesis tools.
FPGA device density is continuing to grow at approximately 2x per node, which is -- not surprisingly -- driving larger, more complex designs. This means that FPGA designers face several challenges as follows:
- Longer run times due to increasing design size and complexity.
- Achieving rapid synthesis turn-around time to integrate design changes.
- Avoiding unnecessary resynthesizing of pre-verified, static modules, like IP blocks and completed modules.
In order to achieve accelerated FPGA development schedules, while supporting increasing design sizes and complexity, designers require the aid of sophisticated synthesis tools.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Synopsys, Inc. Hot IP
Related Articles
- Achieving Better Productivity with Faster Synthesis
- Configure, Confirm, Ship: Build Secure Processor-Based Systems with Faster Time-to-Market
- Reduce Time to Market for FPGA-Based Communication and Datacenter Applications
- Achieving FPGA Design Performance Quickly
- FPGA-Based Functional Safety for Industrial Applications
New Articles
- A short primer on instruction set architecture
- Building security into an AI SoC using CPU features with extensions
- CAVP - NIST ACVTS - Are you still with me?
- Paving the way for the next generation audio codec for True Wireless Stereo (TWS) applications - Optimizing latency key factor
- Basics of SRAM PUF and how to deploy it for IoT security