Interconnect: Switzerland of IP
Charlie Janac, Arteris
1/25/2016 00:00 AM EST
The IP and EDA industries need an independent, neutral provider of interconnect IP technology to provide a level playing field for other IP companies
The on-chip interconnect is an IP that enables a modern SoC’s internal communication.
From a logic point of view, interconnect IP contains not only all of the logic that handles interfaces to all major IPs in the chip, but it also handles IP protocol conversion, data transport, quality of service, power management implementation, hardware security, debug observability and other functions.
From a physical point of view, the interconnect IP must fit into the “white space” routing channels between the various blocks of a chip, and makes up about 10 percent of the SoC area, yet it integrates with the majority of the IP blocks.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Arteris Hot IP
Related Articles
New Articles
- Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
- How NoC architecture solves MCU design challenges
- Automating Hardware-Software Consistency in Complex SoCs
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers