English
Achieving FPGA Design Performance Quickly
Joe Mallett, Synopsys
EETimes (2/8/2017 11:20 AM EST)
This column highlights the broad steps designers need to complete as they close timing and how tool automation helps to simplify the process.
Today's engineering teams are tasked with delivering FPGA-based products under incredible schedule constraints to market windows. Closing timing constraints is still a challenge for many designers. FPGA design tools are a necessity to help define and apply the correct constraints to a design to quickly close timing and complete the project. This blog highlights the broad steps designers need to complete as they close timing and how tool automation helps to simplify the process.
- Design setup
- Initial timing constraint setup
- Constraints tuning
When starting a new project, designers need to setup the environment and import the IP for the design, which may come from multiple sources. FPGA design tools help automate this process for designers, making it easier and faster while also helping to remove import errors from the process. In addition to the IP import, the tools should automate the constraint import for a given block. These constraints will be shown in the FPGA Design Constraints (FDC) files within the tools, showing the correct syntax for things like clocks, I/O, and clock groups.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Synopsys, Inc. Hot IP
Related Articles
- Achieving FPGA Design Performance Quickly
- Achieving High Performance Non-Volatile Memory Access Through "Execute-In-Place" Feature
- A Method to Quickly Assess the Analog Front-End Performance in Communication SoCs
- Achieving Groundbreaking Performance with a Digital PLL
- Achieving Low power with Active Clock Gating for IoT in IPs
New Articles
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Creating SoC Integration Tests with Portable Stimulus and UVM Register Models
- Memory Testing - An Insight into Algorithms and Self Repair Mechanism
- Verify Smarter, Not Harder
- Signoff Iteration Reduction Technique for Fixing Top Level Antenna