MIPI C-PHY v1.0 D-PHY v1.2 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3P)
Virtual Prototyping for Fault Analysis, Functional Safety
Balaji Siva Prasad Emandi (Saber)
EETimes (7/18/2017 00:01 AM EDT)
Using the simulation platforms, an automotive design engineer can perform all major tests that can be done on a physical prototype and any test that is difficult to perform or requires specialized testing equipment.
Over the past decade, the complexity of electrical systems that go into an automobile has been increasing exponentially. Added to the sophistication is the risk of failures. Failure in the system could cause a myriad of problems. Some failures may cause a slight discomfort while others can cost one’s life. For example, failure of the audio system may affect one’s need for entertainment, while failure in the deployment of airbag could lead to a catastrophic event. In addition to the risk to the passengers, the reputation of the companies is at stake and the associated financial loss has a greater impact on the automotive manufacturers.
Analyzing the data from National Highway Traffic Safety Administration (NHTSA), an agency of the U.S. Government and part of the Department of Transportation, the number of recalls for vehicle models has been increasing with every passing year. A recall is made when the car manufacturer or other agencies identifies a defect related to safety for a car model or does not comply with a federal safety standard. When such order is issued, the car manufacturer shall make the required corrections free of charge. Thus, the manufacturers incur huge losses by recalling all the models to the service centers, performing root cause analysis of the defect, designing a fix for the defect, and finally deploying the fix to each car, without any charges or revenue.
E-mail This Article | Printer-Friendly Page |
Related Articles
New Articles
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
- Timing Optimization Technique Using Useful Skew in 5nm Technology Node
- Streamlining SoC Design with IDS-Integrate™
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- UPF Constraint coding for SoC - A Case Study
- I2C Interface Timing Specifications and Constraints