Selecting DSP development tools
Selecting DSP development tools
By Giuseppe Olivadoti, Technical Marketing Specialist, DSP Tools Product Line, DSPS Division, Analog Devices Inc., Norwood, Mass., EE Times
December 9, 2002 (2:18 p.m. EST)
URL: http://www.eetimes.com/story/OEG20021205S0009
To achieve fast time-to-market with a new digital signal processor (DSP) design, the designer needs best-in-class development tools. These tools, which include an integrated software development environment, evaluation system and emulator for rapid on-chip debugging, can make the difference between success in the marketplace and a missed opportunity. All of the components of the development system must be tightly integrated and must offer programmers a rapid, seamless transition from development in a simulation environment through to target-hardware debugging. An integrated software development environment provides efficient project management software, which allows designers to manage projects from start to finish within a single interface and to move easily among editing, building and debugging. The user interface should be intuitive-easy to learn and easy to use. Visualization of the output data should be simple and straightforward, wit h a graphical representation that lets the designer quickly determine the performance of an algorithm. The source code editor should be fully integrated and offer features such as syntax highlighting, object linking and embedding, drag-and-drop and bookmarks. All project, tool and file configurations should be user-definable on a projectwide or individual file basis through easy-to-use property page dialog boxes. The development environment should support the latest programming methodologies, including component software engineering. That support lets designers reuse software modules as building blocks, thus fully leveraging their existing code, and lets them easily locate, view, download, compare and integrate third-party components and modules that are available on the Web. Programmers new to DSP code development will appreciate a development environment that includes an easy-to-use algebraic syntax assembly language. Programmers also welcome the ability to develop applications using an optimizing C/C++ compiler, which lets them put their microprocessor programming experience to use. The development environment should be able to intersperse in-line assembly language statements with C/C++ source code, to speed development using canned math and DSP routines while allowing optimization of critical sections of code. To take full advantage of the DSP hardware, the linker should graphically support multiprocessing, shared memory and code overlays. For maximum flexibility, the software should be able to create host, link port and PROM boot images. The best DSP development tools provide a real-time operating system. The most simple and useful systems support automatic code-generation templates for the tasks that embedded developers will program. The operating system should be closely integrated with the debug environment to allow for thread history tracing and debugging, and should be small, fast and highly scalable. Debug: critical component Every programmer knows that even t he simplest code rarely works the first time. Thus, a good debugger ranks as high as the use of good code development tools. Debuggers allow the user to view source files, profiles and trace instruction execution in C/C++, assembly or a mixture of both. Watch points-or conditional breakpoints-can be set on processor registers, stacks, program memory and data memory to help determine the cause of stack overflows or underflows, out-of-range data being written or out-of-range memory locations being accessed. The debugger should be able to simulate standard inputs and outputs as well as interrupts and data streams, and must be able to support multiprocessing. The output should be presented in an easy-to-understand graphical format. The pipeline viewer visually displays the instruction flow through the pipeline sequencer, which enables the programmer to view stalls, bubbles and other pipeline events and to gain a better understanding of why latencies or stalls occur. The cache viewer permits the designer to view the cache statistics pictorially, which in turn makes analysis of cache usage easier. The debugger should be capable of profiling the processor's performance. Statistical profiling enables the programmer to nonintrusively poll the processor while it is running a program to attain a complete visualization of those routines that are consuming the majority of the processor's execution time. This feature lets the software developer gather information on where the application is spending the majority of its time without interrupting the real-time characteristics of the program. This process allows the developer to quickly and efficiently evaluate the program's efficiency and identify bottlenecks in the software. The code execution metrics provided by the profiler allow the programmer to find the "hot spots" in the code, focus on those areas in the program that affect performance the most and take corrective action. The JTAG sampling is completely nonintrusive, so the process incurs no additional run-time overhead. Choosing a new DSP can be a major investment, both in time and in dollars. Ideally, a lowcost desktop evaluation board should be available; they can provide a cost-effective method for initial evaluation of the DSP. They provide code-development software-including compiler, assembler and linker, and debugging software-to facilitate architectural evaluations through a PC-hosted tool set. Users can learn about the hardware and software as well as develop and prototype applications. Evaluation boards usually limit the size of the program memory. In addition, the software provided will usually work only with the evaluation system. Emulators can connect the DSP to a desktop PC, laptop PC or workstation via the serial port, USB port or PCI bus. The simple plug-and-play architecture of the USB interface allows the emulator to be automatically detected and configured by the host operating system. It can be connected and disconnected from the host system without opening up the PC or powering it down. The PCI bus, on the other hand, provides higher emulation speeds for DSPs that have a JTAG port. Background telemetry A background telemetry channel is a mechanism for exchanging data between a host and a target application, with minimal intrusion on the real-time characteristics of the target system. The main channel for data exchange is a shared group of registers to which both the hosts and the target have read/write access while the application is running. The background telemetry channel enables real-time data collection and status messaging. The channel further eliminates the overhead involved with halting the target application, getting the desired information and then restarting the target application. The Crosscore family of DSP development tools from Analog Devices is an example of the kind of state-of-the-art integrated development system described above. The Crosscore family incorporates the VisualDSP++ software development environmen t, EZ-KIT Lite evaluation systems, and high-performance USB- and PCI-based emulators.
Related Articles
- Managing the complexity of embedded software development through design automation tools
- FPGA Development Tools Qualification for ISO26262 - An Overview and guideline
- Designing an Efficient DSP Solution: Choosing the Right Processor and Software Development Toolchain
- Embedded software development tools - a third way
- Validate hardware/software for nextgen mobile/consumer apps using software-on-chip system development tools
New Articles
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
- Timing Optimization Technique Using Useful Skew in 5nm Technology Node
- Streamlining SoC Design with IDS-Integrate™
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Design Rule Checks (DRC) - A Practical View for 28nm Technology
- Layout versus Schematic (LVS) Debug
E-mail This Article | Printer-Friendly Page |